suppliers of 32101C TP32101C and PDF data of 32101C TP32101C

NOTES 15After calibration, if the input voltage exceeds positive full scale, the converter will output all ls. If the input is less than negative full scale, then the device outputs all Os. 16These calibration and span limits appIy provided the absolute voltage on the analog inputs does not exceed AVDD + 30 mV or go more negative than AGND - 30 mV. The offset calibration limit applies to both the unipolar zero point and the bipolar zero point. 17For higher gains (>8) at fCLKIN = 2.4576 MHz, the BST bit of the Filter High Register must be set t0 1. For other conditions, it can be set t0 0. 18When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the DVDD current and power dissipation will vary depending on the crystaI or resonator type (see Clocking and Oscillator Circuit section). igMeasured at de and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 5 Hz, 10 Hz, 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB with filter notches of 6 Hz, 10 Hz, 30 Hz or 60 Hz. 20PSRR depends on gain. For Gain of l : 70 dB typ: For Gain of 2 : 75 dB typ; For Gain of 4 : 80 dB typ; For Gains of 8 t0 128 : 85 dB typ. 21If the external master clock continues to run in standby mode, the standby current increases t0 150 0:A typical with 5 V suppIies and 75 0cA typical with 3.3 V suppIies. When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation depends on the crystal or resonator type (see Standby Mode section). Specifications subject to change without notice.
32101C TP32101C Price