| SYMBOL | PARAMETER | CONDITIONS | MIN TYP MAX | UNITS |
| VASD | Automatic Shutdown Threshold Voltage | (VCC - VBAT) High to Low (VCC - VBAT) Low to High | | 30 54 90 40 69 100 | mV mV |
| VDIS | Voltage Mode Disable Threshold Voltage | VTIMER | q | 5.6 | V |
| IPROG | PROG Pin Current | Internal Pull-Up Current, No RPROG | | 2.5 | |
| | PROG Pin Load Regulation | PROG Pin Source Current, CVPROG " 5mV | q | 300 | A |
| VPROG | PROG Pin Voltage | RPROG =19.6k | | 2.457 | V |
| ICHRG | CHRG Pin Weak Pull-Down Current | VCHRG= 1V | | 70 1 00 130 | |
| VCHRG | CHRG Pin Output Low Voltage | ICHRG= 5mA | | 0.6 1.2 | V |
| IC/1 0 | End of Charge Indication Current Level | RPROG = 19.6k, RSENSE = 0.2 ] | q | 25 50 1 00 | mA |
| TIMER | TIMER Accuracy | CTIMER = O.lc+ | | 1 0 | % |
| VCLAMP | DRV Pin Clamp Voltage | VCLAMP = VCC - VDRV, IDRIVE = 50xA | | 6.5 | V |
| | | | | |
The REG113 is a family of low-noise, low-dropout linear regulators with low ground pin current. Its new DMOS topol- ogy provides significant improvement over previous designs, including low-dropout voltage (only 250mV typ at full load), and better transient performance. In addition, no output capacitor is required for stability, unlike conventional low- dropout regulators that are difficult to compensate and re- quire expensive low ESR capacitors greater than lccF. Typical ground pin current is only 850ccA (at IOUT = 400mA) and drops t0 10nA when not enabled. Unlike regulators with PNP pass devices, quiescent current remains relatively con- stant over load variations and under dropout conditions. The REG113 has very low output noise (typically 28ccVrms for VOUT = 3.3V with CNR = O.01 F), making it ideal for use in portable communications equipment. Accuracy is main- tained over temperature, line, and load variations. Key parameters are tested over the specified temperature range (-40IC to +85IC). The REG113 is well protected-internal circuitry provides a current limit which protects the load from damage, further- more, thermal protection circuitry keeps the chip from being damaged by excessive temperature. The REG113 is avail- able in SOT23-5 and MSOP-8 packages.
AD7605AQ on stock Error amp output(Pinl) is provided for externalloop compensation and error amp can source or sink up t0 0.5mA The non-inverting input is internally biased at 2.5V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input(pin2).
| | | | | | | | | V c f | E= =0E | 3V IGHz |
| | | | | | | | | | | |
| | | | | | | | | | j | |
| | | | _' | | | | | | | |
| | | |
| | | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | | | |
| | | 1250C | | r | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | 250C | j | | | | |
| | | | | | | r | | .400C l | | |
| | | | | | | | - | - | | | |
| | | | | | | | | | | | |
| | | | | | | VGS= 5V |
| | | | | | PULSE DURATION = 800:s |
| | | | | | DUTY CYCLE " 0.5% - IIIII |
| | | | | | | | | | | |
