MOTMap-331  > HCPL-2503320

suppliers of HCPL-2503320 and PDF data of HCPL-2503320

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
HCPL-2503320 AVAGO  09+  New original  10 
    GlitterElectronicscompany
  • Contact:jane xu
  • Tel:86-755-83998873
  • Fax:86-755-83998977
  • Email: sales@glitter-ic.com


HCPL-2503320 AGILENT    08+  Optocoupler(1MBd),SM  9000 
    HongKongDassinElectronicsTechn..
  • Contact:Ms.GaoSophia
  • Tel:86-755-82807538ext806
  • Fax:86-755-83017667
  • Email: sophia@dassin.com.cn

HCPL-2503320 Datasheet
Note 2: For junction temperatures greater than llO'iC, a minimum load of ImA is recommended. For Tj > 110IC and IOUT < ImA, output voltage may increase by l%. Note 3: Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current the input voltage range must be limited. Note 4: The LT1129 is tested and specified with the adjust pin connected to the output pin. Note 5: Dropout voltage is the minimum input/output voltage required to maintain regulation at the specified output current. In dropout the output
HCPL-2503320 Price

Parameter Symbol Values Unit
min typ. max


HCPL-2503320 on stock
Adjust Pin: Forthe adjustable LT1121,the adjust pin is the input to the error amplifier. This pin is internally clamped t0 6V and -0.6V (one VBE). It has a bias current of 150nA which flows into the pin. See Bias Current curve in the Typical Pe rformance Characte ristics. The adjust pin refer- ence voltage is 3.75V referenced to ground. The output voltage range that can be produced by this device is 3.75V t0 30V.
Design Consideration coWhen the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

30 29 28 27 26 25 24 23 22 10 21 11 20 12 19 13 18 14 17 15 16