MOTMap-27  > MBM29LV400TC-90PFTN-EF

suppliers of MBM29LV400TC-90PFTN-EF and PDF data of MBM29LV400TC-90PFTN-EF

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

MBM29LV400TC-90PFTN-EF Datasheet

CHARACTERISTIC SYMBOL TEST CONDITION MIN. TYP. MAX. UNIT
Repetitive Peak Off-state Current IDRM VDRM=Rated 20 ,uA
I T2(+)Gate(+) 1.5 V
T2(+), Gate(-) 1.5
Gate Trigger Voltage VOT T2(-), Gate(-) 1.5
VD=12V, T2(-), Gate(+)
I RL=20 S2 T2(+)Gate(+) 30
T2(+), Gate(-) 30
Gate Trigger Current IGI T2(-), Gate(-) 30 mA
T2(-), Gate(+)
Peak On-State Voltage VTM ITM=25A 1.5 V
Gate Non-Trigger Voltage VGD VD=Rated, Tc=125 0C 0.2 V
Holding Current IH VD=12V, ITM=1A 50 mA
Critical Rate ofRise of Off-state Voltage dv/dt Tj=125 0C, VDRM=Rated Exponential Rise 300 V/uS
Critical Rate ofRise of Off-state Voltage at commutation (dv/dt)C Tj=125 0C , (di/dt)C=-8.7A/mS, VD=2/3VDRM 10 V/uS
Thermal Resistance RthO_c) Junction to Case, AC 2.5 /W


MBM29LV400TC-90PFTN-EF Price
( d d ) q 0 0 : 0 N V I I J V d V J l ( l d l ( 1 0 E 1 0 1 J l l 0 0 ( d d ) q ! 0 : 0 N V I I O V d V O l ( l d N I d 1 1 1 V \ 1
MBM29LV400TC-90PFTN-EF on stock

-JL NC 10 ri TEI 1PE 1AT jVE m11^1'
l


TJrT
erxclk(n) In 25MHz receive byte clock. The Core samples all Utopia Receive signals on rxclk rising edge.
erxdata(n)[7:0] In Receive data bus.
erxprty(n) (0) In Receive data bus parity. Standard odd or non standard even parity can be optionally generated by the Utopia Slave Core. When the parity generation is disabled during the Core configuration, the pin rxprty can be let unconnected.
erxsoc(n) In Receive start of cell. Asserted to indicate that the current word is the first word of a cell.
erxenb(n) Out Active low transmit data transfer enable.
erxclav(n) In Cell buffer available. Asserted in octet level transfers to indicate to the Master that the FIFO is almost empty (Active low) or, in cell level transfers, to indicate to the Master that the PHY port FIFO has space one cell available in the FIFO.