MOTMap-24  > N7447B

suppliers of N7447B and PDF data of N7447B

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
N7447B N/A  76    51 
    Liverpool (Hong Kong) Electron..
  • Contact:Jessica
  • Tel:86-755-83957717
  • Fax:
  • Email: info@lvphk.com


N7447B N/A  76    51 
    ALLSKY(HONGKONG)ELECTRONICSCO.
  • Contact:Jenny Jiang
  • Tel:86-755-83014004
  • Fax:86-755-83014044
  • Email: info@allskyhk.com


N7447B     76+    76 
    Anichip International Ltd.
  • Contact:Andrew
  • Tel:86-755-25873776
  • Fax:86-755-25873736
  • Email: andrew@anichip.com
N7447B 76        76 
N7447B   DIP  07+  STOCK  500 
    ICINTERNATIONALTRADINGCo.
  • Contact:Ms.jennifer
  • Tel:86-754-84470653
  • Fax:86-754-86674846
  • Email: weisenda@21cn.com
N7447B DIP  38503  N/A  MAILTOTALK  76 
    EuropeanUnionICIndustryCo.
  • Contact:Ms.mikylin
  • Tel:0086-0754-84479727
  • Fax:0086-0754-84470500
  • Email: dali11@qq.com

N7447B Datasheet

Pin numbers Pin symbol Input/output Function
RTC-58321 RTC-58323
1 5 CS2 Input Chip select. When high, device can be accessed.
2 6 WRITE Input Set high to write.
3 7 READ Input Set high to read.
4 t0 7 8 t0 11 Do to D3 Both Address/data bus.
8 12 GND Negative power supply.
9 13 ADDRESS WRITE Input Address latch. Set high to latch address from Do to D3.
10 14 BUSY Output 1 Hz output pin.
11 15 STOP Input 1 Hz on/off control pin. When high, the l Hz signal is disabled, and the counter stopped.
12 16 TEST Input Increment pin for the counter. Normally this pin should be fixed low.
13 17 CS1 Input Connect to power down detection circuit. (Fix high if there is no power down detection circuit.) When CSi is low, chip cannot be accessed, regardless of state of CS2.
1 t0 4 NC Fix low.
14 t0 16 18 t0 24 VDD Positive power supply (normally +5 V).


N7447B Price

Parameter Symbol Limits Unit
- 25 - 35 - 45 - 55
WrIte Cycle: Min Max Min Max Min Max Min Max
Write Cycle Time twc 25 35 45 55 ns
Chp Select to End of Write tCW 20 30 40 45 ns
Address Valid to End of Write tAW 20 30 40 45 ns
Data to Write-Time Overlap tDW 15 18 20 25 ns
Data Hold from Write Time tDH 3 3 3 5 ns
Write Pulse Width tWP 20 25 35 40 ns
Address Setup Time tAS O O 0 O ns
Write Recovery Time tWR O O O O ns
Output Active from End of Write tOWl 5 5 5 5 ns
Write to Output in High Z tWHZ1 10 15 15 20 ns


N7447B on stock
02.18.02 Rev5 All data sheets are subject to change without notice 12 ~2001 Maxwell Technologies All rights reserved.
Non-Inverting Unity Gain Considerations Gains of +1VN are obtained by removing all resistive and capacitive connections between the inverting pins and ground on the CLC417 amplifiers. Too much capacitive coupling between the inverting pin and ground may cause stability problems. Minimize this capacitive coupling by removing the ground plane near the input and output pins. The response labeled open in Figure l is the result of the inverting pin left open and all capacitive coupling removed. A flatter response can be obtained by inserting a resistor between the inverting and non-inverting pins as shown in Figure 2. The two remaining plots in Figure l illustrate a 300l resistor and a short connected between pins 2 and 3 0f the CLC417.