| | | -75 | -85 | -90 | -10 | |
| PARAMETER | SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| Cycle Time | tCYC | 8 5 | | 10 | | 10 | | 12 | | ns |
| Clock Access Time | tCD | | 7 5 | | 8 5 | | 9 0 | | 10 | ns |
| Output Enable to Data Valid | tOE | | 3.5 | | 3 5 | | 3 5 | | 3.5 | ns |
| Clock High to Output Low-Z | tLZC | 2 5 | | 2 5 | | 2 5 | | 2.5 | | ns |
| Output Hold from Clock High | tOH | 2 5 | | 2 5 | | 2 5 | | 2.5 | | ns |
| Output Enable Low to Output Low-Z | tLZOE | O | | 0 | | O | | O | | ns |
| Output Enable High to Output High-Z | tHZOE | | 3 5 | | 3 5 | | 3 5 | | 4.0 | ns |
| Clock High to Output High-Z | tHZC | | 4 0 | | 5 0 | | 5 0 | | 6.0 | ns |
| Clock High Pulse Width | tCH | 2 5 | | 3 0 | | 3 0 | | 3.0 | | ns |
| Clock Low Pulse Width | tCL | 2 5 | | 3 0 | | 3 0 | | 3.0 | | ns |
| Address Setup to Clock High | tAS | 2 0 | | 2 0 | | 2 0 | | 2.0 | | ns |
| Address Status Setup to Clock High | tss | 2 0 | | 2 0 | | 2 0 | | 2.0 | | ns |
| Data Setup to Clock High | tDS | 2 0 | | 2 0 | | 2 0 | | 2.0 | | ns |
| Write Setup to Clock High (GW, BW, WEx) | tws | 2 0 | | 2 0 | | 2 0 | | 2.0 | | ns |
| Address Advance Setup to Clock High | tADVS | 2 0 | | 2 0 | | 2 0 | | 2.0 | | ns |
| Chip Select Setup to Clock High | tcss | 2.0 | | 2 0 | | 2 0 | | 2.0 | | ns |
| Address Hold from Clock High | tAH | 0 5 | | 0 5 | | 0 5 | | 0.5 | | ns |
| Address Status Hold from Clock High | tSH | 0 5 | | 0 5 | | 0 5 | | 0.5 | | ns |
| Data Hold from Clock High | tDH | O5 | | 0 5 | | 0 5 | | 0.5 | | ns |
| Write Hold from Clock High (GW, BW, WEx) | tWH | 0 5 | | 0 5 | | 0 5 | | 0.5 | | ns |
| Address Advance Hold from Clock High | tADVH | 0 5 | | 0 5 | | 0 5 | | 0.5 | | ns |
| Chip Select Hold from Clock High | tCSH | 0 5 | | 0 5 | | 0 5 | | 0.5 | | ns |
| ZZ High to Power Down | tPDS | 2 | | 2 | | 2 | | 2 | | cycle |
| ZZ Low to Power Up | tPUS | 2 | | 2 | | 2 | | 2 | | cycle |
| | | | | | | | | | |