PC39334-Z93-C297，there are the best PC39334-Z93-C297 suppiers all over the world here.These are the list and detailed contact method of PC39334-Z93-C297 suppliers all over the world as follows.You can buy or get informations of PC39334-Z93-C297 through email , message or tel.

suppliers of PC39334-Z93-C297 and PDF data of PC39334-Z93-C297

Part Numbert

Mfg

Packt

D/C

Descriptiont

Qty

Company/Contact

PC39334-Z93-C297 Datasheet

Items		Symbols	Ratings	Units
Collecter-Emitter Voltage		VCES	1200	V
Gate-Emitter Voltage		VGES	±20	V
	Continuous	lc	75
Collecter	Ims	lc pulse	150
Current	Continuous	-lc	75	A
Current	Ims	-lc pulse	150	A
Max. Power Dissipation		Pc	600	W
Operating Temperature		Ti	+150	oc
Storage Temperature		j Stg	-40 to +125	oc
hlet. Weight			230	q
Isolation Voltage	AC. Imin.	Visol	2500	V
		Mounting*1	35
Screw Torque		Terminals *2	35	kg'crn

PC39334-Z93-C297 Price

		Test Conditions			Value
Symbol	Parameter	Vcc			TA = 25 0C 54HC and 74HC			-40 t0 85 0C 74HC		-55 t0 125 0C 54HC		Unit
Symbol	Parameter	(V)			Min	Typ.	Max	Min	Max	Min	Max	Unit
VIH	High Level Input	2.0			1.5			1.5		1.5		V
	Voltage	4.5			3.15			3.15		3.15
	Voltage	6.0			412			42		4.2
VIL	Low Level Input	2.0					0.5		0.5		0.5	V
	Voltage	4.5					1.35		1.35		1.35
	Voltage	6.0					1.8		1.8		1.8
VOH	High Level	2O			1.9	2.0		1.9		1.9		V
	Output Voltage	4.5	VI = VIH	lo=-20A	4.4	4.5		4.4		4.4
		6.0	or	lo=-20A	5.9	6.0		5.9		5.9
		4.5	VIL	lo=-4.0 mA	4.18	4.31		4.13		4.10
		6O	VIL	lo=-5.2 mA	5.68	5.8		5.63		5.60
VOL	Low Level Output	2O				0.0	0.1		0.1		0.1	V
	Voltage	4.5	Vi = VIH	10= 20A		0.0	0.1		0.1		0.1
		6.0	or	10= 20A		0.0	0.1		0.1		0.1
		4.5	VIL	10= 4.0 mA		0.17	0.26		0.33		0.40
		6O	VIL	10= 5.2 mA		O18	0.26		0.33		0.40
li	Input Leakage Current	6O	VI = Vcc or GND				+0.1		+1		+1
lcc	Quiescent Supply Current	6.0	VI = Vcc or GND				1		10		20

PC39334-Z93-C297 on stock

TYPE	VDSS	RDS(on)	ID
STB55NE06	60 V	< 0.022 l	55 A

While in this mode, the receiver continuously looks at the received data stream, whether it is enabled or disabled. If disabled, it sets the RxRDY status bit and loads the character in the RxFIFO if the received A/D bit is a one, but discards the received character if the received A/D bit is a zero. If enabled, all received characters are then transferred to the CPU via the RxFIFO. In either case, the data bits are loaded in the data FIFO while the A/D bit is loaded in the status FIFO position normally used for parity error (SR[5]). Framing error, overrun error, and break detect operate normally whether or not the receiver is enabled.

Suppliers Datasheet
		Exact Matc