MOTMap-19  > PC5-48-12

suppliers of PC5-48-12 and PDF data of PC5-48-12

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

PC5-48-12 Datasheet
After designing the IF match in simulation using the given S- parameters, some adjustment might be needed when implementing the match on the bench. At this point remember that the LO driver amplifier must be turned on since the lFA is directly coupled to the mixer FET. Figure 6 shows the circuit topology and component values designed for TriQuint's demo board. Figure 7 shows a typical AMPS IF output impedance.
PC5-48-12 Price

V53C318165A
Symbol Parameter Access rime Min Typ. Max Unit Test Conditions Notes
1L Input Leakage Current (any input pin) -10 10 Vss " VIN " VCC + 0.3V 1
ILO Output Leakage Current (for High-Z State) -10 10 Vss " VOUT " VCC + 0.3V RAS, CAS at VIH 1
lccl Vcc Supply Current, 50 200 mA tRC = tRC (rTiin.) 2 3 4
Operating 60 180
70 160
ICC2 Vcc Supply Current, TTL Standby 2 mA RAS, AS at VIH other inputs > Vss
ICC3 Vcc Supply Current, 50 200 mA tRC = tRC (rTiin.) 2.4
RAS-Only Refresh 60 180
70 160
ICC4 Vcc Supply Current, 50 90 mA Minimum Cycle 2 3.4
EDO Page Mode 60 75
Operation 70 60
lcc5 Vcc Supply Current, CMOS Standby 1 0 mA RAS > Vcc - 0.2 V, CAS > Vcc - 0.2 V 1
ICC6 Average Self Refresh Current CBR cycle with tRAS > tRASS min., (L-version only) CAS held low, WE = Vcc - 0.2V, Address and DIN = Vcc - 0.2V or 0.2V 1 0 mA
ICC7 Vcc Supply Current, 50 200 mA tRC = tRC (rTiin) 2.4
during CAS-before-RAS Refresh 60 180
70 160
VIL Input Low Voltage -0.5 0 8 V 1
VIH Input High Voltage 2 Vcc+0.5 V 1
VOL Output Low Voltage 0 4 V IOL=2mA 1
VOH Output High Voltage 2.4 V IOH= -2 mA 1


PC5-48-12 on stock
Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481 ; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461 ; 4,533,846 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691 5,1 61,137; 5,21 9,774; 5,270,927; 5,324,676; 5,434,396; 5,544,1 03; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.
The device comes out of the HALT mode when the RESET pin is pulled low. In this case, the user has to ensure that the RESET signal is low long enough to allow the oscillator to re- start. An internal 256 te delay is normally used in conjunction with the two pin crystal oscillator. When the device comes out of the HALT mode through Multi-Input Wakeup, this de- lay allows the oscillator to stabilize. The following additional actions occur after the device