MOTMap-18  > PC74HC08T-SMD PC74HC08T-SMD PC74HC08TSMD

suppliers of PC74HC08T-SMD PC74HC08T-SMD PC74HC08TSMD and PDF data of PC74HC08T-SMD PC74HC08T-SMD PC74HC08TSMD

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

PC74HC08T-SMD PC74HC08T-SMD PC74HC08TSMD Datasheet

I 0 ON #li# 13 CCLLOESK^
L| L| LI 7
: V15,V13{NOSMOKE} / ....V15.V13(SMOKEl... ' ' ' . SHADED AND UNSHADED AREAS . . . .: :.: :.: :.: ARE DIFFERENT TIME SCALES . . . I H. : : :. I


PC74HC08T-SMD PC74HC08T-SMD PC74HC08TSMD Price

CONDITION MIN MAX
Supply voltage -0.3V +7V
Voltage range digital inputs GND -0.3V VDD +0.3V
Master Clock Frequency 50MHz
Operating temperature range, TA -250C +850C
Storage temperature after soldering -650C +1 500C


PC74HC08T-SMD PC74HC08T-SMD PC74HC08TSMD on stock
Interrupt Control A single active-LOW interrupt output (INTRN) is provided which is activated upon the occurrence of any of eight internal events. Associated with the interrupt system are the Interrupt Mask Register (IMR) and the Interrupt Status Register (ISR). The IMR may be programmed to select only certain conditions to cause INTRN to be asserted. The ISR can be read by the CPU to determine all currently active interrupting conditions.
BP2, BPl, BPO: Block Protect Bits (Nonvolatile) The block protect bits, BP2, BPl and BPO, determine which blocks of the array are write protected. A write to a protected block of memory is ignored. The block pro- tect bits will prevent write operations to one of eight segments of the array.