Figure 12 shows Timer 2, which will count up automatically, since DCEN = 0. In this mode there are two options selected by bit EXEN2 in the T2CON register. If EXEN2 = 0, then Timer 2 counts up to FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in T2CAPL and T2CAPH, whose values are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a l-to-0 transition at input T2EX. This transition also sets the EXF2 bit. If enabled, either TF2 0r EXF2 bit can generate the Timer 2 interrupt.
PC74HC125N PC74HC125N PC74HC125N on stock| fSAMPLE = 2.2MHz | | | | |
| | | | | | | | |
| | | | | | | | |
| | d-m | n | | _- | JiU II.LI | J-k | l hII |
| | | | rWTii'i | f | rrTm | " | ln'rTHrl |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | |
| | | | | | | | VCE =1 V le = 20 mA |
| | | M | 3G | | MAG | | | | |
| | | | | | | | | |
| | | | | i | L | | | | |
| | | | | | | | | | |
| | | | | | IS21el2 | | | | |
| | | | | | | | | | |
| | | | | | | | | |