| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
PC74HC14T653 PC74HC14T653 PC74HC14T653 Datasheet .' - 2-FUCTION; 4.DIGIT VF AUTOMOTIVE CLOCKS These devices are 2-function digital automotive clock circuits . . i- fabricated on a single monolithic chip using CMOS technology. They . feature low cost, low power, and high reliability. The six devices in this series offer a variety of display and setting options and provide all of the functions normally desired in a 4-digit_automotive cIock. , All versions provide a push-button "time tone setling that will zero. the minutes and seconds counters if the displayed tirrie.is within two minutes of the hour. This feature allows the user to instantly set the clock according to the time tone common'y provided on radio'stations. The display driver outputs will directly drive standard vacuum - ' .: fluorescent displays. A dimmer input controls the display intensity by . ' varying the pulse width rather than by lowering the output voltage. This . technique results in a more uniform display intensity. The rise and fall - times of the output drivers are optimized to reduce RF interference. . All devices are supplied in a 40-pin dual in-lirte plastic package with 0.600" (15.24 mm) row centers and are rated for continuous operatLon over the automotive temperature range of -40aC to +850C. Other ' . packages are available on special order. FEATURES I Push-Button "Time Tone" Setting I Variable Pulse-Width Display Dimming 112- or 24-Hour Timekeeping Option ' I Rollover Protection on Minutes Set . High Noiselmmunity . . - . Diode Protection on all Inputs . RFI/EMI Minimized ' - PC74HC14T653 PC74HC14T653 PC74HC14T653 Price
PC74HC14T653 PC74HC14T653 PC74HC14T653 on stock
The L9326 is a dual low side driver for inductive loads like valves in automotive enviroment. The device is enabled by a common CMOS compat- ible ENABLE high signal. The internal pull down resistances at the ENABLE and INPUT pins pro- tect the device in open input conditions against malfunctions. An output slope limitation for du/dt is implemented to reduce the EMI. An integrated active flyback voltage limitation clamps the output voltage during the flyback phase t0 50V. |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||