suppliers of PC74HCT147DT and PDF data of PC74HCT147DT

While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1742 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a l is written into the read bit, bit 6 0f the century register, see Table 2. As long as a l remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1742 registers are updated simultaneously after the internal clock register updating process has been re-enabled. Updating is within a second after the read bit is written t0 0. The READ bit must be a zero for a minimum of 500 cCS to ensure the external registers will be updated.
PC74HCT147DT Price