The FSDAC is a semi-digital reconstruction filter that converts the l-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. A post filter is not needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage capable of driving a line output.
I GENERAL DESCRIPTION The CS18LV20483 is a high performance, high speed, and super low power CMOS Static Random Access Memory organized as 262,144 words by 8 bits and operates from a wide range of 2.7 t0 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.50uA and maximum access time of 55/70ns in 3.OV operation. Easy memory expansion is provided by an active LOW chip enable inputs (/CEl,CE2) and active LOW output enable (/OE) and three-state output drivers. The CS18LV20483 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV20483 is available in JEDEC standard 32-pin sTSOP (8x13.4 mm), TSOP (8x20mm), TSOP (11) (400mil) and SOP (450 mil) packages.
QV400D-07 on stock| | 'K | '_ X j | | | | X | | | {{{ | -}__}-+ ÷} | | | | | _ | | | |
| | | | | | | j | -{ {{ | | | | | | | | ! | ··}- |
| ll--i;- :- - <- - -t - - - | | X | | d--:--:--S- | | ~ | -{} }~}}- |
| | | ÷ + o 9i N il_ | | | | | | | ; ;- ':! | | L | N N ' | ' | S h k | ·_} X k ! | | -} I | i |
| | | | | | | | | | | | | | | | | | |
| > | 4 1 | |
| j L | 2 8 | II ^ |
| I | 3 7 | V V |
| |
| | 5 6 | ] i |
| | |
