| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
R1114N381A Datasheet
R1114N381A Price Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. R1114N381A on stock Watchdog Timer A "watchdog" timer is associated with each receiver. Its interrupt is enabled by MR0[7]. The purpose of this timer is alerting the contro processor that characters are in the RxFIFO which have not been read and/or the datastream has stopped. This situation may occur at the end of a transmission when the last few characters received are not sufficient to cause an interrupt. Data Inputs/Outputs (DQO-DQ7). The Data In- puts/Outputs hold the data that is written to or read from the memory. They output the data stored at the selected address during a Bus Read opera- tion. During Bus Write operations they represent the commands sent to the Command Interface of |
|||||||||||||||
