suppliers of R111N301C-TR and PDF data of R111N301C-TR

The memory locations, to provide user accessible BYTEWIDETM clock information are in the bytes with addresses 7FFl and 7FF9h-7FFFh (located in Table 11). The clock locations contain the cen- tury, year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year-compliant until the year 2100), 30, and 31 day months are made automatically. Byte 7FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting. Byte 7FF7h contains the watchdog timer setting. The watchdog timer redirects an out-of-control mi- croprocessor and provides a reset orinterrupt to it. Byte 7FF2h-7FF5h are reserved for clock alarm programming. These bytes can be used to set the alarm. This will generate an active low signal on the ~RQIFT pin when the alarm bytes match the date, hours, min- utes and seconds of the clock. The eight clock bytes are not the actual clock counters them- selves; they are memory locations consisting of Bi- PORTTM read/write memory cells. The M48T37Y/ 37V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.
R111N301C-TR on stock