| TYPE NUMBER | SYMBOLS | UF 5400 | UF 5401 | UF 5402 | UF 5404 | LIF 5406 | UF 5407 | UF 5408 | UNITS |
| Maximum Recurrent Peak Reverse Voltage | VRRM | 50 | 1 | 200 | 400 | 600 | 800 | 1000 | V |
| Maximum RMS Voltage | VRMS | 35 | 70 | 140 | 280 | 420 | 560 | 700 | V |
| Maximum D.C Blocking Voltage | VDC | 50 | 100 | 200 | 300 | 600 | 800 | 1000 | V |
| Maximum Average Forward Rectified Current .375"9.5mm) lead length @ TA = 50'c | IF(AV) | 3 0 | A |
| Peak Forward Surge Current,8.3 ms single half sine - wave superimposed on rated load(JEDEC method) | IFSM | 125 | A |
| Maximum Instantaneous Forward Voltage at 3.OA | VF | 1 1 | 1.4 | V |
| Maximum D.C Reverse Current @TA = 25'C At Rated D.C Blocking Voltage @TA = 100'C | IR | 10.0 200 | VA VA |
| Maximum Reverse Recovery Time( Notel) | TRR | 50 | 75 | nS |
| Typical Junction Capacitance ( Note 2) | cJ | 80 | 50 | pF |
| Operation Temperate Range | Tj | - 65 to +125 | |
| Storage Temperature Range | rSTG | - 65 to +150 | |
| | | | | | | | | |
Front-end to buffer manager interface Microcontroller to buffer manager interface ECC to buffer manager interface SCSI to buffer manager interface Miscellaneous buffer manager considerations Host interface related registers CDB2 related registers FRAME BUFFER ORGANIZATION SUMMARY OF CONTROL REGISTER MAP LIMITING VALUES OPERATING CHARACTERISTICS 12S_bus timing; data mode EIAJ timing; audio mode R-W timing (see Fig.17) C-flag timing (see Fig.18) S2B interface timing SPI interface timing Microprocessor interface Host interface DRAM interface (the SAA7390 is designed to operate with standard 70 ns DRAMs) PACKAGE OUTLINE SOLDERING Introduction Reflow soldering Wave soldering Repairing soldered joints DEFINITIONS LIFE SUPPORT APPLICATIONS
