conversion process. The MODE input is used to select the conversion mode of the device. With the MODE input LOW (or open) the device will function as a 4-bit converter. When the mode input is driven HIGH, the internal load clock will change on every eighth clock cycle, thus allowing for an 8-bit conversion scheme using two E446s. When cascaded in an 8-bit conversion scheme, the devices will not operate at the l.3Gb/s data rate of a single device. Refer to the applications section of this data sheet for more information on cascading the E446. For lower data rate applications, a VBB reference voltage is supplied for single-ended inputs. When operating at clock rates above 500MHz, differential input signals are recommended. For single-ended inputs, the VBB pin is tied to the inverting differential input and bypassed via a O.OlccF capacitor. The VBB provides the switching reference for the input differential amplifier. The VBB can also be used to AC couple an input signal.
RSH-Q-05S on stock| | | | 1 | | tf | @ | ( | c | = 120 V I lI I I I I I I II I I I I I I II I | | IC/IB = 10 Tj = 251C _ | |
| | | | | | | | | | @ Vm=30V'U | | | | | |
| | ~ | | 1 L | j | p | | | | 1L | 1 | | | | | | | | | |
| | ts | @v | cc= | 1 | 10V | | | | | - | | | | L | _ | r | | 7 | |
| | | | | | | | | | | 1 | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| Dissipation current | I(iC | No input light | | | 5.0 | mA |
| High level output voltage | V OH | 43 | Vcc0 5 | | | v |
| Low level output voltage | V OL | | | 0.45 | v |
| High level pulse width | Ti | 400 | | 800 | |
| Low level pulse width | Tz | 400 | | 800 | |
| B.P.F. center frequency | fo | | | '440 | | kHz |
| | | | | | |