| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
RT9167-36CS Datasheet AJI AND gates arelinked t0 8 inputs (l) and 10 bidirectional WO lines <B). These yield variable l/0 gate configurations via 10 directional control gates (D), ranging from 18 inputs t0 10 0utputs. On chip T/C buffers couple either True (I,B) or Complement (1, B) input polarities to all AND gatas, whose outputs can be optionally linked to all OR gates. their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AN D/OR or AN D/NOR logic functions. The 82S153A is field programmable, enabling the use to quickly generate custom pattems using standard programming equipment RT9167-36CS Price
RT9167-36CS on stock 3. Application Example Example of system configuration using KL5KUSB201 is shown in figure 3. To realize the USB device application, other than the LSI, SIE PHY control and function logic are needed. Also suitable resistors such as Rpu, Rs and Rext and 48MHz clock oscillator or crystal and related parts are required. Rbreak 17 18 RbreakMOD 1 Rdrain 50 16 RdrainMOD 6.Oe-3 Rgate 9 20 1.5 RSLC1 5 51 RSLCMOD l.Oe-6 RSLC2 5 50 1.Oe3 Rsource 8 7 RsourceMOD 9.5e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 Sla 6 12 13 8 SIAMOD Slb 13 12 13 8 SIBMOD S2a 6 15 14 13 S2AMOD S2b13151413 S2BMOD |
||||||||||||||||||||||||||||||||||||||||||||||||
