suppliers of SL4081BN and PDF data of SL4081BN

A lock detect circuit is connected to the output of charge pump 2. when the voltage level at pin 25 is between approximately 2-25V and 2-75V, LOCK DETECT (pin 27) will be low and charge pump l disabled, depending on the PD1 and PD2 programming bits as shown in Table 4. The outputsignals from the R and M counters are available on pins 4 and 5 (FPD and FREF) when programmed by the reference programming word; the various options are shown in Table 4. An external phase detector may be connected to pins 4 and 5 and may be used independently orin conjunction with the on-chip phase detector. To allow for control direction changes introduced by the design ofthe controlloop, a controlbitin the Fl/F2 programming word interchanges the inputs to the on-chip phase detector and reverses the functions on pins 4 and 5 (see Table 2).
SL4081BN on stock