| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| SL6140NAMP | SOP8 | 0012+ | 14 |
|
 |
||
| SL6140NAMP | MITEL,GPS | SOP-8 | 03+ | 2000 |
|
|
|
| SL6140NAMP | MITEL,GPS | 2010 Advan | 03+ | 2069 |
|
||
| SL6140NAMP | ZARLINK | SOP-8 | 10000 |
|
|
||
| SL6140NAMP | MITEL,GPS | SOP | 03+ | 2069 |
|
||
| SL6140NAMP | SOP8 | 0012+ |
|
||||
| SL6140NAMP | new and original | 1600 |
|
||||
| SL6140NAMP | PLESSY | N/A | 1580 |
|
SL6140NAMP Datasheet
SL6140NAMP Price The TC7SH02 is an advanced high speed CMOS 2-INPUT NOR GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit ensures that o t0 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interfase 5V t0 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. SL6140NAMP on stock DESCRIPTION The 74ACT138 is an advanced high-speed CMOS 3 T0 8 LINE DECODER (INVERTING) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. If the device is enabled, 3 binary select inputs (A, B, and C) determine which one of the outputs will go low. If enable input Gl is held low or either G2A or G2B is held high, the decoding function is inhibited and all the 8 0utputs go to high. Interrupt enable bit for Pn when Pn is config- ured as an input 1 = enabled 0 = disabled lf Fan Mode is selected, that is, the FAN bit of the DEV_CFG register is set to one, P[7:4] are automatically configured as open-drain outputs. They are then referred to as /FS[2:0] and /SHDN. No interrupts of any kind are generated by these pins while in Fan Mode. |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
