| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| SY5061G3 | PROVERTHA | new and original | 10 |
|
|
SY5061G3 Datasheet 2. Connect Vx (input) to ground. Put a DC voltage of approximatey l/2 VZ (max.) DC on the VZ (input) with an AC (squarewave is easiest) voltage of l/2 VZ (max.) peak-to-peak superimposed on it. Adjust XOS (R5) for zero feedthrough. (No AC at VO) SY5061G3 Price . Twelve (12) SDRAM clocks powered by VDD3. . Seven (7) copies ofPCI clock (1/2 CPU clock or asynchronous 2/5 CPU clock). . IOAPIC clock @14.318MHz driven by VDDLl. . 24/48 MHz outputs (3.3V TTL) . Two Ref. Clock @ 14.318MHz (3.3V TTL). SY5061G3 on stock clock or asynchronous reset for flip-flops, registers or coun ters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When EP, ET, and TC are LOW. the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs 00-03 are active and follow the flip-flop O outputs. A HIGH signal on OE forces 00-03 to the High Z state but does not prevant counting, loading or resetting. L O - t c o c - J - o c n c o _ c o L O - t - t - t - t - t - t c v ) ( v ) c v ) ( v ) c v ) 1 J x R k : l ' 0 A l d d F I S |
