suppliers of TPSBTPSB686M006R0500 and PDF data of TPSBTPSB686M006R0500

XRCNTR/XABG X-axis programmable input to operate either as direct reset XCNTR or count enable/disable gate or (Pin 18) synchronous reset XCNTR. The synchronous reset XCNTR mode is intended for interfacing with the encoder Index output in quadrature clock mode. In direct reset XCNTR mode, a logic low level is the active level at this input whereas in synchronous reset XCNTR mode the active level can be pro- grammed to be either a logic low or a logic high. Both quarter-cycle and half-cycle index signals are supported by this input in the indexed reset CNTR mode. The synchronous function must be disabled in non-quadrature count mode (See description of IDR on P. 4). In count enable/disable mode, a logic high at this input enables the counter and a logic low level disables the counter.
TPSBTPSB686M006R0500 on stock